

Field Programmable Gate Array

**FPGA**


Laboratorio de electrónica

"Era de la información"

**Embebidos:**  
computadora  
+  
electrónica específica




Raspberry Pi




Red Pitaya






**Arduino**

Microcontrolador



**Raspberry**

Microprocesador





**Nexys3**

FPGA "pura"

**Zybo**


Micro+FPGA





**Red Pitaya**

Micro+FPGA

Orientada a procesamiento analógico  
Parte en software libre → Comunidad











```
#include <stdio.h>
int main()
{
    int i, j, rows;

    printf("Enter number of rows: ");
    scanf("%d",&rows);


    for(i=1; i<=rows; ++i)
    {
        for(j=1; j<=i; ++j)
        {
            printf("* ");
        }
        printf("\n");
    }
    return 0;
}
```

## Algoritmo






Entrada



Salida

datos



instrucción

- secuencial
- indeterminístico
- versátil


MOV, PUCH, CALL,  
CMP, ADD, POP ...

**Microprocesador**

Entrada




Salida







- paralelo
- determinístico
- rígido


**FPGA**





## Conexión Block













# 4-Input Logic Circuit






## Diseño RTL



Código a lógica combinacional

```
module mux_using_assign(  
    din_0    , // Mux first input  
    din_1    , // Mux Second input  
    sel      , // Select input  
    mux_out   // Mux output  
);  
//-----Input Ports-----  
input din_0, din_1, sel ;  
//-----Output Ports-----  
output mux_out;  
//-----Internal Variables-----  
wire mux_out;  
//-----Code Start-----  
assign mux_out = (sel) ? din_1 : din_0;  
endmodule //End Of Module mux
```





## Síntesis

Lógica combinacional a combinación de LUTS







## Implementación

Cableado según el hardware disponible




1101100010010  
1111100011010  
0100111100110  
0001000110001  
0100110100010  
0110100111010  
1010001010100  
0010000000001  
0101000111001






**SRAM**

**Capas**








**Entrada analógica rápida**  
125 MS/s, 14 bits,  $\pm 1$  V

**Salida analógica rápida**  
125 MS/s, 14 bits,  $\pm 1$  V

**Extensión analógica**  
~100 kS/s, ~12 bits, 0-1.8 V  
4 ADC AS, 4 DAC PWM



**Extensión digital**  
16 E/S, 125 MS/s, 3.3 V

**Microprocesador + FPGA**  
Dual core ARM-Cortex A9 Zync SoC

## Micro + FPGA

**microSD**  
Unidad SO y  
diseño FPGA


**DDR3 RAM**  
512 MB


**micro USB**  
Alimentación  
5 V, 2 A


**micro USB**  
consola SO

**USB**


**Ethernet**  
1 Gb/s







## Modulación + demodulación lock-in + PID



Osciloscopio  
+  
Filtros PID





Generador de  
funciones



Amplificador  
Lock-in

**Diseño de  
instrumentos a  
medida para el  
laboratorio**





## **Empresas:**

- **Xilinx/AMD**
- **Altera**
- **Lattice**
- **Actel/Microsemi**

## **Lenguajes:**

- **VHDL**
- **Verilog**
- **System-Verilog**